NXP Semiconductors /MIMXRT1011 /IOMUXC /SW_MUX_CTL_PAD_GPIO_00

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_00

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_00 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: FLEXSPI_B_DQS of instance: FLEXSPI

1 (ALT1): Select mux mode: ALT1 mux port: SAI3_MCLK of instance: SAI3

2 (ALT2): Select mux mode: ALT2 mux port: LPSPI2_PCS3 of instance: LPSPI2

3 (ALT3): Select mux mode: ALT3 mux port: LPSPI1_PCS3 of instance: LPSPI1

4 (ALT4): Select mux mode: ALT4 mux port: PIT_TRIGGER00 of instance: PIT

5 (ALT5): Select mux mode: ALT5 mux port: GPIOMUX_IO00 of instance: GPIOMUX

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_00

Links

() ()